|Published (Last):||9 September 2013|
|PDF File Size:||5.39 Mb|
|ePub File Size:||16.71 Mb|
|Price:||Free* [*Free Regsitration Required]|
Fast simulation capabilities are required for coping with the immense design space that is to be explored; these are especially needed during early stages of the design. This need has pushed the development of transaction level models, which are abstract models that execute dramatically faster than synthesizable models. The pressure for fast executing models extends especially to the frequently used and reused communication libraries. The work on AHB-Lite slave model, at different test cases, describing their simulation speed.
Accuracy is built on the rich semantic support of a standard language SystemVerilog on the relevant simulator Riviera has been highlighted. The design of embedded systems in general and a SoC in special will be done under functional and environmental constraints. Since the designed system will run under a well-specified operating environment, the strict functional requirements can be concretely defined. The environment restrictions on the other hand are more diverse: e.
Due to the flexibility of a SoC design, ARM processors use different bus protocols depending on when the core was designed for achieving the set goals, involves analyzing a multi-dimensional design space. The degrees of freedom stem from the process element types and characteristics, their allocation, the mapping of functional elements to the process elements, their interconnection with busses and their scheduling.
The enormous complexity of these protocol results from tackling high-performance requirements. Protocol control can be distributed, and there may be non-atomicity or speculation. Figure 1. It is connected to the system bus via a bridge, helps reduce system power consumption. It is also easy to interface to, with little logic involved and few corner- cases to validate. AHB Advanced High Performance Bus is for high performance, high clock frequency system modules with suitable for medium complexity and performance connectivity solutions.
It supports multiple masters. AHB-Lite is the subset of the full AHB specification which intended for use where only a single bus master is used and provides high-bandwidth operation.
Although it has some features to assist with design, the thrust of the language is in verification of electronic designs. The bulk of the verification functionality is based on the Open Vera language donated by Synopsys. SystemVerilog is an extension of Verilog; all features of that language are available in SystemVerilog i. It is a bus interface that supports a single bus master and provides high-bandwidth operation. The most common AHB-Lite slaves are internal memory devices, external memory interfaces, and high bandwidth peripherals.
Figure 2. AHB-Lite block diagram Figure 2. The bus interconnect logic consists of one address decoder and a slave-to-master multiplexor. The decoder monitors the address from the master so that the appropriate slave is selected and the multiplexor routes the corresponding slave output data back to the master.
These signals provide information about the address, direction, width of the transfer, and indicate if the transfer forms part of a burst. Transfers can be: Table 1. This signal when LOW, causes wait states to be inserted into the transfer and enables the slave to have extra time to provide or sample data. Table 2. There is only one source of address, control, and write data, so no Master- to-Slave multiplexor is required.
None of the signals associated with the arbiter are used. If such an output exists on a master, it is left unconnected. If such an input exists on a master, it is tied HIGH. Single write and read operation Figure 5. Read operation with unwritten In Figure 5. Read operation with unwritten location is taking place i.
Figure 7. Coverage Analysis The Coverage Report gives the details of the functional coverage when complete Analysis was done for the AHB-Lite and coverage report was generated as shown in Figure 8. Writing testbenches: functional verification of HDL models. Currently she is pursuing M. Tech project work under the guidance of Prof. Akhilesh Kumar received B. Tech degree from Ranchi, Bihar, India in He has been working in teaching and research profession since He is now working as H. Jamshedpur, Jharkhand, India.
His interest of field of research is analog and digital circuit design in VLSI. She did her M. Sc Physics and Ph. Related Papers. By Journal ijmr. By Ijariit Journal. Download pdf. Remember me on this computer.
Enter the email address you signed up with and we'll email you a reset link. Need an account? Click here to sign up.
Systemverilog Methodology for Verification of AHB-Lite Protocol
It facilitates development of multi-processor designs with large numbers of controllers and components with a bus architecture. Since its inception, the scope of AMBA has, despite its name, gone far beyond microcontroller devices. These protocols are today the de facto standard for embedded processor bus architectures because they are well documented and can be used without royalties. An important aspect of an SoC is not only which components or blocks it houses, but also how they interconnect.
Advanced Microcontroller Bus Architecture